Jump to content
Bo0mB0om

HyperTransport 3.1 Interconnect Technology

Recommended Posts


1901072031210090.jpg

HyperTransport 3.1 Interconnect Technology By Brian Holden, Don Anderson, Jay Trodden, Maryanne Daves
2008 | 691 Pages | ISBN: 0977087824 | PDF | 12 MB

HyperTransportTM technology has revolutionized microprocessor core interconnect. It serves as the central interconnect technology for nearly all of AMD s microprocessors as well as for a rich ecosystem of other microprocessors, system controllers, graphics processors, network processors, and communications semiconductors. It is a high-speed, low latency, point-to-point, packetized link. The latest version, HyperTransport 3.1, enables data transfer at rates of up to 51.2 GigaBytes per second. It is scalable, error tolerant, and designed for ease of use. It is also compatible with PCIe, PCI-X, PCI, and AGP buses and includes comprehensive power management and x86 platform support. The HTX and HTX3 specifications define a PC architecture I/O slot that provides the lowest latency slot access to a microprocessor available. HyperTransport 3.1 Interconnect provides a comprehensive guide to all of the releases of HyperTransport technology, from 1.03, through 2.0, to 3.1. This book includes over 250 drawings and over 100 tables.






DOWNLOAD

Sakriveni sadžaj

    Dajte reakciju na ovaj post pritiskom na "Like dugme", da biste videli sakriveni sadržaj.



Sakriveni sadžaj

    Dajte reakciju na ovaj post pritiskom na "Like dugme", da biste videli sakriveni sadržaj.



Sakriveni sadžaj

    Dajte reakciju na ovaj post pritiskom na "Like dugme", da biste videli sakriveni sadržaj.



Share this post


Link to post
Share on other sites

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now


×